

Comparative Study of CMOS Op-Amp In 45nm And 180 Nm Technology

Siddharth¹, Mehul Garg², Aditya Gahlaut³
 Jaypee Institute of Information Technology, Noida, India

ABSTRACT

In this paper we have provided a method for designing a Two Stage CMOS Operational Amplifier which operates at 1.8V power supply using Cadence Virtuoso 45nm CMOS technology. Further, designing the two stage op-amp for the same power supply using Cadence Virtuoso 180nm CMOS Technology, keeping the slew rate of the op-amp same as that 45nm technology. The trade-off curves are computed between various characteristics such as Gain, Phase Margin,GBW,3db Gain etc. and the results obtained for 45n CMOS Technology is compared with those obtained for 180nm CMOS Technology It has been demonstrated that on lowering the technology and keeping the slew rate constant, the Power dissipation decreases..

Keywords - Op-Amp (Operational Amplifier), CMOS (Complementary Metal Oxide Semiconductor Field Effect Transistor), Slew Rate, Two-Stage, Cadence, 45nm, 180nm, Power Dissipation

I. INTRODUCTION

Operational Amplifiers are the basic building block of many analog circuits. They have wide applications in many analog circuit including switched capacitor filters, sigma delta A/D converter, sample and hold amplifiers etc.

The basic 2 stage operational amplifier consists of three sections^[1] :

A. Dual input Differential Amplifier: In Fig. I, the transistors nm0, nm1, pm0 and pm1 form the first stage i.e. differential stage of the operational amplifier. nm0 and nm1 are nmos transistors whose gate acts as the differential input node. Gate of nmos nm0 is the inverting input and the gate of nmos nm1 is the non-inverting input. In this stage current is mirrored from nm0 by pm1 and pm0 and subtracted from the current through nm1. This current mirror topology is used for converting the differential input signal to single ended output signal.

B. Bias String: In Fig. I, the bias string block of the op-amp architecture is formed by transistor nm6 and nm7 that supplies a voltage between the gate and source of nm6 and nm4. nm6 and nm7 are diode connected and hence, it ensures that they operate in saturation region. The required biasing of the remaining transistors is controlled by their respective node voltages.

C. Output Buffer: The Output buffer, more commonly known as Second Gain Stage, comprises of transistor nm4 and pm4 in Fig. I. It is a common source amplifier which provides an additional gain to the amplifier. The output of the differential input stage acts as the input for this stage. The gain

provided by this stage is the product of transconductance of pm4 and the effective load resistance i.e. the output resistance of nm4 and pm4.




Figure I: circuit topology

II. DESIGN STRATEGY OF OP-AMP

The values of (w/l) for the transistors were calculated using the following basic equations^[1] keeping the slew rate constant and equal to 1600V/μsec

$$I_d = (\mu_n C_{ox} (w/l) V_{eff}^2) / 2 \quad (1)$$

$$\text{transconductance, } g_m = \sqrt{(2\mu_n C_{ox} (w/l) I_d)} \quad (2)$$

$$g_m = 2I_d / C_c \quad (3)$$

$$\text{Slew Rate, } SR = I_{bias} / C_c \quad (4)$$

$$\text{ICMR}(+) = V_{dd} - \sqrt{(I_d / \beta_{pm0})} - V_{th_{pm0}(max.)} + V_{th_{nm0}(min.)} \quad (5)$$

$$\text{ICMR}(-) = V_{ss} - \sqrt{(I_d / \beta_{nm0})} - V_{th_{nm0}(max.)} + V_{ds_{nm6}(sat.)} \quad (6)$$

$$\text{Saturation Voltage, } V_{ds} = I_{ds} / \beta \quad (7)$$

III. CHARACTERISTIC FEATURES OF OP-AMP

OPEN LOOP GAIN :

The ratio of change in output voltage to the change in voltage across the input terminals is known as open loop gain of the op-amp. It is also known as differential mode voltage amplification.^[2]

COMMON MODE GAIN:

The ratio of output voltage to the input voltage when both the terminals of the op-amp are supplied same potential is known as common mode gain of op-amp. It is also known as common-mode voltage amplification.^[2]

COMMON MODE REJECTION RATIO:

The ratio of differential voltage amplification to common mode rejection ratio (CMRR). Ideally this ratio would be infinite with common mode voltages being totally rejected.^[2]

SLEW RATE:

The rate at which the output changes with respect to the time required for a step change in the input is known as slew rate of the op-amp. It is generally expressed in the units of V/ μsec.^[2]

INPUT COMMON MODE VOLTAGE RANGE:

The range of common-mode input voltage that may cause the operational amplifier to cease functioning properly if the input voltage goes beyond this range is known as input common mode voltage range^[2]

UNITY GAIN BANDWIDTH:

The range of frequencies within which the open-loop voltage amplification is greater than unity is referred as the unity gain bandwidth of the op-amp.^[2]

TOTAL POWER DISSIPATION:

The total dc power supplied to the device less any power delivered from the device to a load is known as total power dissipation of the op-amp.^[2]
 At no load, $P_D = V_{DD} * I$ (8)

IV. SIMULATION RESULTS

A. Test Circuit




Figure II: test circuit

B. Open Loop Gain:

Open Loop gain is the result of the AC Analysis carried out on the circuit with V1(Inverting) connected with a sine wave having DC amplitude of 0V, AC amplitude of 1mV and frequency of 1 KHz and V2(non-inverting) connected to ground. Start Time = 1Hz

Stop Time = 10 GHz




Figure III: open loop gain in 180 nm




Figure IV: open loop gain in 45nm

C. Unity Gain Bandwidth:




Figure V: unity gain bandwidth in 180nm




Figure VI: unity gain bandwidth in 45nm

E. -3dB Gain Bandwidth




Figure III: -3dB gain bandwidth in 180nm

D. Common Mode Gain:

For the calculation of common mode gain, both $V_{inverting}$ and $V_{non-inverting}$ terminals of the op-amp is connected to the common voltage source of sine wave having DC magnitude of 0V, AC amplitude of 1mV and frequency of 1KHz. AC analysis of the circuit is, then, carried out.




Figure VII: common mode gain in 180nm




Figure X: -3dB gain bandwidth in 45nm




Figure VIII: common mode gain in 45nm

V. RESULTS

The circuit in both technologies are simulated using

$$\begin{aligned} \text{Power Supply: } V_{dd} &= 1.8V \\ V_{ss} &= -1.8V \end{aligned}$$

The results obtained after simulation of the circuit are tabulated below:

Table 1: Simulation Results

Results	180nm	45nm
Bias Current, I_{bias}	160uA	80uA
C_c	100fF	50fF
Open Loop Gain, A_d	47.85dB	52.68dB
Phase Margin, PM	63.221°	60.9652°
Unity Gain BW	668.42MHz	2.2232GHz
-3dB Gain BW	898.16MHz	3.1525GHz
Common Mode Gain, A_c	-5.83dB	-6.752dB
CMRR	53.68 dB	59.432 dB
ICMR(+)	1.6V	1.6V
ICMR(-)	0.8V	0.9V
Power Dissipation, P_d	3.5822mW	1.735mW

VI. CONCLUSION

As shown in the above results, taking the slew rate and the ICMR values constant, the power consumption of the two stage operational amplifier has decreased. It was also noticed that the gain at 45nm Technology was higher than that of 180nm technology circuit.

ACKNOWLEDGEMENT

We wish to express our heartfelt gratitude to Mrs. Rakhi Tomar (Assistant Professor, JIIT NOIDA) for her constant support and guidance throughout this work. We also wish to thank Ms. Rashi Aggarwal (Lab Technician, JIIT Noida) for her cooperation during the course of this project.

REFERENCES

- [1] Amana Yadav, *Design of Two-Stage CMOS Op-Amp and Analyze the Effect of Scaling*, *International Journal of Engineering Research and Applications (IJERA)*, Vol. 2, Issue 5, September- October 2012, pp.647-654
- [2] Ron Mancini, *OPAmps for Everyone*, *Texas Instruments*, August 2002, 11.1-11.22.
- [3] Prabhat kumar, Alpana Pandey , *Low Power Operational Amplifier*, *International Journal of Emerging Technologies in Computational and Applied Sciences*, June-August, 2013 pp170- 174.
- [4] B. Razavi, *Design of analog cmos integrated circuits* (New York: Mc-Graw-Hill, 2001).
- [5] Kang Sung-Mo, Leblebici Yusuf, *Cmos digital integrated circuits, analysis and design* (Tata McGraw-Hill Edition 2003, Third Edition).
- [6] Ing. Ahmad Khateb, *Step by step cadence manual and examples schematic*, Department of Microelectronics.